100% satisfaction guarantee Immediately available after payment Both online and in PDF No strings attached
logo-home
DSA TLP QUESTIONS AND ANSWERS 2024 $13.49   Add to cart

Exam (elaborations)

DSA TLP QUESTIONS AND ANSWERS 2024

 4 views  0 purchase
  • Course
  • DSA
  • Institution
  • DSA

Exam of 2 pages for the course DSA at DSA (DSA TLP)

Preview 1 out of 2  pages

  • August 29, 2024
  • 2
  • 2024/2025
  • Exam (elaborations)
  • Questions & answers
  • DSA
  • DSA
avatar-seller
Dreamer252
DSA TLP

What is TLP - answer

Data level parallelism - answer Different data, same instructions - as if the data can be
made to flow through parallel paths. SIMD, energy efficient.

Convoy - answer A set of vector instructions that could potentially execute together -
instruction level parallelism extracted from vector instructions

Vector execution time - answer Depends on 3 factors
1. length of the operand vectors
2. structural hazards
3. data dependencies
VMIPS functional units consume one element per clk cycle, so execution time is approx.
the vector length - just factor 1

Chaining of vector operations - answer Allows a vector operation to start as soon as the
individual elements of its vector source operand become available. Similar to the
concept of data forwarding/ bypassing - overlapping actions on different elements, not
penalized by having to wait for entire vector

Chime - answer Unit of time to execute 1 convoy of instructions

Vector operation using pipelined FUs - answer Instead of 1 FU generating result
elements 0-63, 4 FUs pipelined can work parallelly, with the first one providing 0, 4, 8...
the next providing 1,5,9, etc

What if vector length not known at compile time - answer Use Vector Length Register
VLR, write code to work on less than or equal to Maximum vector length (MVL) - then
use n/MVL to truncate operations to an n length vector

if-conversion - answer Turning branches into conditionally executed instructions by a
vector mask. Vector operations become NOPs where the mask bit is 0, or occur where
the mask bit is 1.

SIMD extensions in CPU concept - answer ISA in CPUs updated to provide SIMD
functionality by recognizing that media applications operate on data types narrower than
the native word size. Operands must be consecutive and aligned memory locations, e.g.
disconnecting carry chains to partition adder to leverage sub word data parallelism.

Limitations of SIMD in CPU - answer1. no vector masking capability

The benefits of buying summaries with Stuvia:

Guaranteed quality through customer reviews

Guaranteed quality through customer reviews

Stuvia customers have reviewed more than 700,000 summaries. This how you know that you are buying the best documents.

Quick and easy check-out

Quick and easy check-out

You can quickly pay through credit card or Stuvia-credit for the summaries. There is no membership needed.

Focus on what matters

Focus on what matters

Your fellow students write the study notes themselves, which is why the documents are always reliable and up-to-date. This ensures you quickly get to the core!

Frequently asked questions

What do I get when I buy this document?

You get a PDF, available immediately after your purchase. The purchased document is accessible anytime, anywhere and indefinitely through your profile.

Satisfaction guarantee: how does it work?

Our satisfaction guarantee ensures that you always find a study document that suits you well. You fill out a form, and our customer service team takes care of the rest.

Who am I buying these notes from?

Stuvia is a marketplace, so you are not buying this document from us, but from seller Dreamer252. Stuvia facilitates payment to the seller.

Will I be stuck with a subscription?

No, you only buy these notes for $13.49. You're not tied to anything after your purchase.

Can Stuvia be trusted?

4.6 stars on Google & Trustpilot (+1000 reviews)

77764 documents were sold in the last 30 days

Founded in 2010, the go-to place to buy study notes for 14 years now

Start selling
$13.49
  • (0)
  Add to cart